ABSTRACT
INTRODUCTION
The present work focuses on issues regarding the anomalous functioning of logic circuits. We shall address the static and dynamic hazards defined by J.Beister, E.J. McCluskey, R.F. Tinder and J. Brzozowski [1] [2] [3] .
At present, we distinguish two analysis methodologies to determine and eventually describe the presence of a hazard in a logic circuit output. The first approach is a purely algebraic one that considers the logic function implemented by a logic circuit and identifies specific algebraic patterns that are responsible for the presence of a hazard. As presented by E.J. McCluskey and R.F. Tinder [2] [3] , these are for a dynamic hazard, where x is a component of the input vector driving the analysed logic function. This method reaches its goal by algebraically manipulating the logic function and using binary decision graphs, as presented by R. Bryant, S. Ackers, S.M. Nowick, C. Jeong, Berthomieu B. and J. Brzozowski [4] [5] [6] [7] [8] [9] [10] [11] [12] . However, this method, will not describe the hazard's evolution (at least not completely), meaning that no timing information will be revealed. Additionally, one can easily note that this method requires a high computational effort. This paper presents an improvement of the above mentioned method, improvement that allows the designer to determine whether a hazard is present by simply analysing the individual terms present in the logic function's expression, either in SOP form (disjunctive form) or in POS form (conjunctive form). It is my opinion that the improvement presented, if used in conjunction with the classical method, will maintain reliability and will lower the computational effort required
The second approach considers the implementation of a logic function, so analysis will be performed on a completely defined combinational logic circuit (CLC). Basically, we use a pure delay circuit model plus individual in-out path definition, as presented by E.J. McCluskey [2] . Following this procedure, all distinct in → out paths are revealed, and we determine: a completely defined delay vector for the circuit, the association of each input variable to the path (paths) it crosses towards the output + its specific delay, and the ideal logic circuit implementing the logic function.
The method has been described by J. Beister [1] , developed by O. Maler and A. Martello [13] [14] [15] and exceptionally applied by R.K Brayton [16] . An improvement that considers the inequality between the specific delays for "1"↓"0"and "0"↑"1" transitions has been presented by N. Galupa [17] [18] . The rules applied for operating with the gate-specific delays have been presented by K.S. Stevens, R.B. Salah and M. Bogza [19] [20] [21] . Please bear in mind that the method presented is not confined only to acyclic combinational circuits, as proven by M. Riedel [22] . The method, also known as the time constants method, allows us to determine the moment of time when the circuit's output has stabilized. However, it will not easily provide information on the behaviour of the logic circuit output prior to stabilization. Should the analysed CLC be used to implement an automaton, its dynamic parameters are critical.
The second section will present a methodology that allows us to easily determine (logic computations only) the dynamic parameters of the circuit output (including active hazard).
Both procedures presented are based on describing the logic variables involved (and, of course, the associated electric signals) with respect to two notions:
Logic Value -the normal use of a logic variable Time -will express the evolution of the variable with respect to time. This is why we shall refer to these variables as time-dependent logic variables (TDLVs).
The present paper is organized as follows:
Definitions -in this section, we will define the TDLVs Properties -in this section, we present and prove the specific properties of TDLVs showing why these variables are useful for the analysis of logic circuit behaviour.
Analysis procedure for a logic function. We prove, within this section, that the fulfilment of a simple condition will pinpoint the presence of a hazard on the circuit output, thus drastically reducing the computations required.
Analysis methodology. This section will make use of the TDLVs to determine the hazard generating patterns associated with the logic patterns described by E.J. McCluskey and R.F. Tinder [2] [3] Finally, a complete example using these methodologies.
DEFINITIONS

Time-Dependent Logic Variables (TDLVs)
Whenever a logic variable applied on a logic gate input changes value, it triggers a process that can be observed on the gate's output connection. However, the gate's output will maintain its previous level for a predetermined period of time -specifically, the gate's propagation time. This situation is bothersome when we expect the gate's output to switch to its complementary value as a result of the input change. Therefore, we shall define a logic variable, denoted τ, to be used for describing the gate's output level evolution as a result of an input variable change, with respect to time.
One can easily note that τ will help us describe a specific moment of time that is generally associated with a level transition in a signal. Obviously, we also need to be able to describe a time interval, so we shall define the logic variable δ as follows. Let us consider two moments of time ta and tb respecting ta<tb. Under these conditions, δ is defined as:
Term weight
The weight of a logic term (conjunctive or disjunctive form) is a vector w=(w 1 ,w 2 ,…w n-1 ,w n ), where w k {0,1}. If w k =0, then the k component of the term is complemented; otherwise, it is in its direct form.
Example: w=0101 → the logic term is 
PROPERTIES
Properties of τ and δ variables
Let us consider three ordered time stamps, t 1 , t 2 , and t 3 respecting t 1 <t 2 <t 3 . We shall consider all possible logic terms that can be defined using three independent logic variables (both conjunctive and disjunctive forms) that have these three time stamps associated as switching moments. The reduced terms that result when τ and δ logic variables are used to express logic terms are presented in table 1 . Proof has been provided by Galupa [18] . Clearly, if we consider n distinct time stamps t 1 , t 2 ,…, t n respecting t 1 <t 2 < …<t n-1 <t n and following the same logic path as above, we will reach the reduced expressions for the ncomponent logic terms, as presented in table. II. 
...
... 
Please observe that in table 2, only the extremities (meaning the border time stamps, expressed by the terms associated with weights w=000…000 and w=111…111) are coherent when operating with τ. Therefore, we can safely state that when operating the terms present in a function equation with respect to time (meaning, using τ and δ), only τ 1 =τ(t-t 1 ) and τ n =τ(t-t n ) will be present in the final expression (according to the specific function's equation).
On the other hand, whenever the term in question is characterized by an ordered weight (i.e., w=000…01…111 or w=111…10…000), that term will contribute to the final expression only by pinpointing a time interval (t k-1 , t k ) by means of δ.
The other terms present in the analysed logic expression are either logic "1" (disjunctive) or "0" (conjunctive).
ANALYSIS PROCEDURE
Let there be a logic function y=f(a,b,c,d,…). According to the time constants method (Beister [1] , McCluskey [2] ), we define the individual in-out pathways by virtually replicating all gates characterized by a fan-out larger than one, replace the gates with their equivalent ideal gates (zero delay) plus their specific propagation time (delay operator) and propagate all delay operators from output → input. Finally, we will reach a structure that will present all individual in-out pathways and their specific delays followed by an ideal logic circuit.
Let us consider that logic variable a (input vector component) crosses n distinct paths towards the output, so that primary input variable a generates n distinct secondary variables (a 1 ,a 2 ,…,a n ) characterized by n distinct delays (t 1 , t 2 ,…,t n ). We assume that the secondary input vector has been organized so all specific path delays respect t 1 <t 2 <…<t n-1 <t n .
Therefore, a change in input variable a will generate a sequence of changes in the secondary input variables (a 1 , a 2 ,…,a n ) ordered and spaced in time according to (t 1 , t 2 ,…,t n ). Subsequently, because the secondary input vector is driving an instantaneous ideal logic circuit, we shall observe a sequence of transitions in the circuit's output.
Considering the definition of τ, we can write: a x (t)=a xinitial ⊕τ(t x -t) (4.1.) where a xinitial is the initial value from which a x evolves. Note that a x (t) will maintain a xinitial level until we reach t x time stamp and switches to the complementary value afterwards.
The function's expression becomes:
Ultimately, a logic function can be expressed in a conjunctive or disjunctive form, therefore, considering y(t) presented by eq. 4.2 and the properties presented in table 2, we conclude that only a strictly limited and well determined number of terms will be present.
To present how this works, we shall first consider a particular case -only three secondary variables for the primary input variable considered, a 1 , a 2 , and a 3 , characterized by t 1 , t 2 , and t 3 , respecting t 1 < t 2 < t 3 . Afterwards, we shall generalize to n secondary variables.
where, α w,y,z {0,1} and is defined as follows:
• α w,y,z = 0→term characterised by weight wyz is not present;
• α w,y,z =1→term characterised by weight wyz is present.
For further computations we'll consider the function's expression presented by eq. 4.3. Computations for the other form (eq. 4.4.) are similar. (4.5.) with a being the initial value for the variable switching during the process. Now, we shall operate each term and reduce it according to the properties presented for τ.
…………………………………………………………………………………………………..
Following the same procedure and using the properties listed above, we find: Table 3 . REDUCED TIME-DEPENDENT SECONDARY TERMS weight 000 δ if α 011 and α 001 , respectively, are logic 1.
Please observe that in the final expression, we have succeeded in significantly decreasing the number of terms involved. Also note that considering eq. 4.9, we can trace the output's behaviour with respect to time.
First, we identify the influence that each member of eq. 4.9. has on the overall output presented in Table. 4. Additionally, please observe that the previous analysis presents us with a way to mask an existing dynamic hazard. If we encounter such a situation, all we should do is activate the appropriate term (if algebraically possible) that will fill in the glitch forming the dynamic hazard. Possible cases are listed below: 
The instrument presented above works when dealing with minterms / maxterms. Obviously, this is not always the case. However, whenever we address a term that is not complete (meaning that it lacks input components), we shall analyse whether its weight is ordered. If not, no further inquiries are required, as the term will not generate anomalous behaviour. On the other hand, if the weight is ordered, the term should be expanded to canonical form (without altering the function's truth value) and an analysis performed.
In case of an n-component secondary input vector (a 1 , a 2 ,…,a n ) generated by primary input variable a, characterized by t 1 , t 2 , …, t n ordered timestamps (t 1 <t 2 <…<t n ), the function's expression becomes: Therefore, the function's output trace is presented by Table. 6.
Once again, note that we have succeeded in significantly decreasing the number of terms involved. Just identifying the presence of specific terms (border and/or weight ordered) will be enough to conclude whether anomalous behaviour is present. Furthermore, in particular situations, we can also pinpoint the methodology for masking the anomalous behaviour, should this be our goal. 
The singular presence of a term with the weight ordered is a sufficient condition for the presence of a static hazard.
CIRCUIT ANALYSIS METHODOLOGY
The previous paragraph presented how to determine whether a logic function output exhibits anomalous behaviour. Another approach is required, if our goal is to determine the occurrence of an anomalous pulse(s) on a logic circuit's output and eventually determine its dynamic parameters.
Basically, we shall determine the secondary input vector and its associated delays vector using already established methods (J. Beister [1] , McCluskey [2] ). At this point, we will use the TDLVs (τ and δ) to express all variables considering the time variable. We reduce the logic function's expression to a minimal one (Boolean rules), and we will attempt to identify the hazard generating patterns (static or dynamic). → path 1-t A / associated τ A =τ(t A -t); non inverting → path 2-t N +t A =t N+A / associated τ N+A =τ(t N+A -t); inverting δ and x=1 → y(t)=0, meaning that for transition x "0"↑"1", the circuit's output will exhibit a pulse valued "1" beginning at t A and ending t N+A , while for transition x "1"↓"0", the circuit's output will maintain a constant "0" value.
Static -Case 2
Algebraic description → x x y + = →path 1-t O / associated τ O =τ(t O -t); non inverting →path 2-t N + t O = t N+O / associated τ N+O =τ(t N+O -t); inverting x "1"↓"0", the circuit's output will exhibit a pulse valued "0" beginning at t O and ending at t N+O , while for transition x "0"↑"1", the circuit's output will maintain a constant "1" value.
Dynamic -Case 3
Algebraic description → x x x y ⋅ + = Delays: →path1-t B +t O / associated τ B+O =τ(t B+O -t); non inverting →path2-t A +t O =t A+O / associated τ A+O =τ(t A+O -t); non inverting →path3-t N +t A +t O =t N+A+O /associatedτ N+A+O =τ(t N+A+O -t); inverting Eq. 5.6. provides us with the dynamic "1" hazard pattern. One can easily observe that:
, meaning that for transition x"1"↓"0", the circuit's output will switch to "1"↓"0" after t B+O , and no further transitions will occur afterwards (normal output transition -no hazard present)
, meaning that for transition x"0"↑"1" and considering that t B >t N+A (see the figure above), the circuit's output will present a "0" until t A+O , "1" from t A+O to t N+A+O (term δ A+O,N+A+O ), "0" between t N+A+O → t B+O , and "1" after t B+O (term τ B+O ).
Please observe that if t B ≤tN+A, the output will switch to "1" after t B+O (term τ B+O )≤t N+A+O (term δ A+O,N+A+O ), rendering the hazard invisible (masked but not non-existent).
Dynamic -Case 4
Algebraic description → ) ( x x x y + ⋅ = Fig.4 .Hazard generating circuit -case 4
Delays: →path 1-t B +t A / associated τ B+A =τ(t B+A -t); non inverting →path 2-t O +t A =t O+A / associated τ O+A =τ(t O+A -t); non inverting →path3-t N +t O +t A =t N+O+A /associated τ N+O+A =τ(t N+O+A -t); inverting Eq. 5.8. provides us with the dynamic "1" hazard pattern. One can easily observe that: x="0"→y(t)=τ B+O , meaning that for transition x "0"↑"1", the circuit's output will switch to "0"↑"1" after t B+O , and no further transitions will occur afterwards (normal output transition -no hazard present)
, meaning that for transition x "1"↓"0" and considering that t B >t N+A (see fig. 5 .4.), the circuit's output will present a "1" until t O+A , "0" from t O+A to t N+O+A (term
"1" between t N+O+A → t B+O , "0" after t B+O (term τ B+O ).
Please observe that if t B ≤t N+A , the output will switch to "0" after t B+O (term
), rendering the hazard invisible (masked but not non-existent) As a conclusion, we can state the following: Let t 1 ,t 2 ,…,t n , be n timestamps respecting t 1 < t 2 <…< t n , Let there be a logic circuit implementing a logic function f(x,a 0 ,a 1 ,…,a m-2 ), where {x,a 0 ,a 1 ,…, a m-2 } is the logic function's m-component input vector and x is the input variable to be analysed.
Let us assume that input variable x is characterized by n distinct in→out paths, therefore generating an n-component secondary input vector {x 1 , x 2 ,…, x n } with associated specific propagation delays of {t 1 , t 2 , t 3 ,…, t n } Rewrite the secondary logic function's equation: F= f(x 1 , x 2 ,…, x n , a 0 , a 1 ,…, a m-2 ) (5.9.) with respect to TDLV (τ,δ) using x k =x⊕τ k , for k⋲{1,2,…, n} F= f(x⊕τ 1 , x⊕τ 2 ,…, x⊕τ n , a 0 , a 1 ,…, a m-2 ) (5.10.) and reduce its expression according to (τ,δ) properties:
where x is the initial value for input variable x.
By determining a specific combination for the remainder of the input vector {a 0 , a 1 ,…, a m-2 } that would render the logic function's expression identical to one of the patterns presented above, we can state that hazard exists and we can specify the moment of the time when it occurs.
Assuming that t init <t α <t β <t ω <t final , the logic function's expression is reduced to: Each component of the primary input vector is characterized by two distinct in→out paths. However, analysis will be performed only for variables a and b. Variable c, although characterized by two paths, does not exhibit a complementary relationship between them, so it will not generate a hazard (E.B.EICHELBERGER [6] ). We have computed for each path its specific propagation delay time and defined the secondary input vector by associating with each path a unique secondary variable derived from a primary one (as presented in fig.5.) . For presentation purposes we've considered the circuit to be implemented using classic logic gates. The method works the same for any technology chosen to implement the circuit analysed. Please note that t a1 < t a2 and t b1 < t b2 .
Analysis for input (a) transition
Function's expression considering the secondary inputs becomes:
Function's expression with respect to TDLV (τ,δ) is: Eq. 6.3 presents a pattern identifying a static "1" hazard for input transition a "1"↓"0" and b=0, c=1. By placing the time origin at the moment variable a switches, the output will evolve as presented in fig.6 .: Each component of the primary input vector is characterized by two distinct in → out paths.We have computed a specific propagation delay time for each path and defined the secondary input vector by associating with each path a unique secondary variable derived from a primary one (as presented in fig.7 .). Please note that t a1 <t a2 and t b1 <t b2 . However, we encounter a most interesting situation when we consider variable c. In the case of LS TTL implementation, both paths are characterized by the same propagation delay time, meaning that although this input variable respects all conditions that would make it a candidate for hazard analysis, we do not need to analyse the circuit's behaviour when variable c switches because any complementary output switch should occur at the same moment of time, therefore cancelling each other. In the case of FAST Schottky implementation, tc1 < tc2, so analysis should be performed.
Analysis for input (c) transition
Function's expression with respect to TDLV (τ,δ) is: In this case, only τ c2 is present in the function's expression, meaning that only one delay will be visible at the circuit output (t c2 ) if the proper conditions are met (a=1, b=0)
→ No anomalous behaviour possible → variable c switch will not generate an output anomalous behaviour under any circumstances.
Analysis for input (a) transition
Function's expression with respect to the secondary input vector is:
Function's expression with respect to TDLV (τ,δ) is: Eq. 6.8. presents a pattern identifying a static "0" hazard for input transition a "0"↑"1" and b=1, c=0. By placing the time origin at the moment variable a switches, the output will evolve as presented in fig.8 .: Fig.8 . Output waveform for input a transition "0"↑"1"
CONCLUSION
Both approaches presented will either improve or ease the use of the classic methods while maintaining their reliability. Please bear in mind that it is not our intention to state that the classic techniques are failing, but we simply wish to demonstrate that the same results may be reached using less computation, and if we use the second approach, the outcome will provide more information as far as timing is concerned.
The first approach presented may be used when the behavior of a combinational logic circuit needs to be analyzed. One can easily determine if the CLC's output may present a hazard simply by identifying specific terms in its expression. At this point, we may choose not to use that circuit or perform structural changes (if possible) to mask the hazardous behavior. However, choosing the second approach (masking anomalous behavior) comes with a cost, as masking is performed by entering redundant terms into the logic function equation or by using dummy gates to equalize the different path propagation delays. That means an increase in the implementation cost and a decrease in speed.
The second approach, if used to analyze an already implemented CLC, will provide detailed information on the output's behavior with respect to the time axis. Having this information available, we shall be able to design a hierarchically superior circuit that uses the present circuit's outputs in such a manner that the time frames, when the circuit output is malfunctioning, are not to be considered.
The second approach also presents us with a possible development path in the area of asynchronous automata. It is well known that the proper design and operation of these devices is dependent on strict timing specifications. The proposed approach is to design the automaton as a synchronous machine, use the methodology presented to map the outputs of the input group of functions CLC (next state CLC -Mealy or Moore) and define and design a variable time pulse generator to be used as a synchronizing signal (instead of a fixed parameter clock signal) that will use the earliest mapped moment of time to change the state of the automation. Thus, the automaton will not be an asynchronous one but rather a pseudo synchronous one. The advantages would be the ease of design and less susceptibility to timing issues while retaining most of the advantages of the asynchronous structure, such as high speed and fast response. 
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